

Fixed Frequency Flyback Controller with Ultra-low No Load Power Consumption

The Future of Analog IC Technology

DESCRIPTION

HFC0400 is a fixed-frequency current-mode controller with built-in slope compensation. It targets medium-power, off-line, flyb ack, switchmode power supplie s. At light loads, th e controller freezes the peak current and reduces its switching frequency down to 25 kHz to offer excellent light-load efficiency.

At very ligh t loads, the controller enters burst mode to achieve very low standby power consumption.

HFC0400 offers frequency jittering to help dissipate energy generated by conducted noise.

HFC0400 also has an X -cap discharge function to discharg e the X -cap when the input is unplugged.

HFC0400 features multiple prote ctions that include ther mal shutdown (TSD), VCC undervoltage lockout (UVLO), overloa d protection n (OLP), ove r-voltage protection (OVP), and brown-out protection.

HFC0400 is available in an SOIC8-7A package.

FEATURES

- Fixed-frequency current-mode control with built-in slope compensation
- Frequency foldback down to 25kHz at light loads
- Burst mode for low standby power consumption
- Frequency jitter to reduce EMI signature
- X-cap discharge function
- Internal high-voltage current source
- VCC under-voltage lockout with hysteresis (UVLO)
- Brown-out protection on HV pin
- Overload protection with programmable delay
- Thermal shutdown (auto-restart with hysteresis)
- Latch-off for external over-voltage protection (OVP) and over-temperature protection (OTP) on TIMER pin
- Short-circuit protection
- Programmable soft start


APPLICATIONS

- AC/DC adapters for notebook computers, tablets, and smartphones
- Offline battery chargers
- LCD TV s and monitors

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION

-15



* The circuit in red is optional. Implements exte rnal OVP and OTP function by pulling the TIMER pin down.




ORDERING INFORMATION

Part Number*	Package	Top Marking		
HFC0400GS	SOIC8-7A	HFC0400		

* For Tape & Reel, add suffix -Z (e.g. HFC0400GS-Z);

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

HV Break Down Voltage0.7V to 700V	
V _{CC} , DRV to GND0.3V to 30V	
FB, TIMER, CS to GND0.3V to 7V	
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(2)}$	
Junction Temperature150°C	
Thermal Shutdown150°C	
Thermal Shutdown Hysteresis25°C	
Lead Temperature	
Storage Temperature60°C to +150°C	
ESD Capability Human Body Model (All Pins	
except HV) 4.0kV	
ESD capability for Machine Mode 200V	

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is ca lculated by P_D (MAX) = (T J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power r dissipation will cause excessive die temperature, and the regulator will g o into thermal shutdown. Internal thermal shutdown circuitr y pr otects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERICS

For typical value T_J=25°C, unless otherwise noted

Parameter Sy	mbol	Conditions	Min	Тур	Max	Unit
Start-up Current Source (HV)		•	•			
Supply Current from HV	I _{HV}	V _{CC} =6V;V _{HV} =400V	1.6	1.85	2.1	mA
Leakage Current from HV	I _{HV} V	_{CC} =10V;V _{HV} =400V		15	18	μA
Break-Down Voltage	V_{BR}		700			V
Supply Voltage Management (VCC)						
VCC Current-Source Turn-Off Level, Rising	VCC _{OFF}		12	14.5	17	V
VCC Threshold for HV Turn-On Detection, Falling	VCC _{SS}		9.5	11.5	13.5	V
VCC Hysteresis for HV Turn-On Detection	VCC _{OFF} - VCC _{SS}	1.5		3		V
VCC Current-Source Turn-On Level, Falling	VCC _{ON}		7.0	8.0	9.0	V
VCC UVLO Hysteresis	VCC _{OFF} - VCC _{ON}	5		6.5		V
VCC Re-charge Level When Protection Occurs	VCC _{PRO}		4.7	5.3	5.9	V
VCC Decreasing Level When Latch-Off Phase Ends	VCC _{LATCH}			2.5		V
Internal IC Consumption	I _{CC}	V _{FB} =2V;C _L =1nF, V _{CC} =12V	1 1.	5	2	mA
Internal IC Consumption, Latch Off Phase	$I_{CCLATCH} V$	_{CC} =6V	520 5	520 585		μA
Voltage above V _{CC} Where the Controller Latches Off (OVP)	V _{OVP}		22	25	27	V
OVP Comparator Blanking Duration	τ_{OVP}			26		μs
Brown-out				1		
HV Turn-On Threshold	HV _{ON}	V _{HV} rising	95	108	120	V
HV Turn-Off Threshold	HV_{OFF}	V _{HV} falling	90	103	115	V
Brown-Out Hysteresis	ΔHV	4		5.2	6.4	V
Timer Duration for Line Cycle Drop-out	τ _{HV}	C _{TIMER} =47nF 50				ms
Oscillator						
Oscillator Frequency	f _{osc}		60	65	69.5	kHz
Frequency Jitter Amplitude, in Percentage of f _{osc}	A _{jitter}			±6.7	%	
Frequency Jitter Modulation Period	τ_{jitter}	C _{TIMER} =47nF		3.7		ms
Current Sense						
Current Limit	V _{ILIM}		0.9	0.95	1	V
Short-Circuit Protection Level	V _{SCP}		1.3	1.45	1.55	V
Leading-Edge Blanking for VILIM	τ_{LEB1}			350		ns
Leading-Edge Blanking for V _{SCP}	$ au_{LEB2}$			270		ns
Slope of the Compensation Ramp	S _{RAMP}		20	25	30	mV/µs

ELECTRICAL CHARACTERICS *(continued)* For typical value T_J=25°C, unless otherwise noted


Π

Parameter Sy	mbol	Conditions	Min	Тур	Max	Unit
Feedback (FB)						
Internal Pull-Up Resistor	R _{FB}		12	13	14	kΩ
Internal Pull-Up Voltage	V _{DD}			4.3		V
V _{FB} to Internal Current Set-Point Division Ratio	K _{FB}			3.0		
FB Level (Falling) at which the Controller Enters Burst Mode	V _{BURL}		0.29	0.32	0.35	V
FB Level (Rising) at which the Controller Exits Burst Mode	V _{BURH}		0.42	0.46	0.50	V
Over Load Protection						
FB Level at which the Controller Enters OLP after Blanking Time	V _{OLP}			3.7		V
Time Duration When FB Reaches Protection Point, Before OLP	$ au_{OLP}C$	_{TIMER} =47nF 50				ms
Frequency Foldback						
Frequency Foldback FB Voltage Threshold, Upper Limit	V _{FB(FOLD)}			1.8		V
Minimum Switching Frequency	$f_{OSC(min)}$		21	25	30	kHz
Frequency Foldback FB Voltage Threshold, Lower Limit	$V_{FB(FOLDE)}$			1.0		V
Latch-Off Input (Integration in TIMER)						
The Threshold below which Controller is Latched	V _{TIMER(LATCH)}		0.9	1	1.1	V
Blanking Duration on Latch Detection	τ_{LATCH}			12		μs
DRV Voltage						
Driver Voltage High Level	V_{High}	$\frac{C_{L}=1nF V_{CC}=8.4V}{C_{L}=1nF V_{CC}=12V}$		6.7 10.3		V V
Driver Voltage-Clamp Level	V _{Clamp}	C_L =1nF, V_{CC} =24V		13.4		V
Driver Voltage, Low Level	V _{Low} C	L=1nF, V _{CC} =24V		16		mV
Driver Voltage, Rise Time	$\tau_R C$	_L =1nF, V _{CC} =16V		13		ns
Driver Voltage, Fall Time	$ au_{F}$	C_L =1nF, V_{CC} =16V		23		ns
Driver Pull-Up Resistance	R _{Pull-up}	C_L =1nF, V_{CC} =16V		8		Ω
Driver Pull-Down Resistance	R _{Pull-down} C	_L =1nF, V _{CC} =16V		20		Ω

mes


PIN FUNCTIONS


Pin #	Name	Description
		Timer. This pin combines the soft start, frequency jittering, and timer functions for OLP, brown-out protection, and X-cap discharge. Latch the IC by pulling this pin down.
2	FB	Feedback. Use a pull-down optocoupler to control output regulation.
3	CS	Current Sense. Senses the primary current for current-mode operation.
4 GN	ND	IC Ground.
5	DRV	Drive Signal Output.
6 VC	С	Power Supply.
8	HV	High-Voltage Current Source. Includes brown-out and X-cap discharge functions.




HFC0400 Rev. 1.0 11/28/2012


www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2012 MPS. All Rights Reserved.







www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2012 MPS. All Rights Reserved.










TYPICAL PERFORMANCE CHARACTERISIC (continued)









Brown-out








Conducted EMI




Conducted EMI





TYPICAL PERFORMANCE CHARACTERISIC (continued)

 V_{IN} =230VAC, V_{OUT1} =5V, I_{OUT1} =3A, V_{OUT2} =16V, I_{OUT2} =1.5A, T_A =25°C, unless otherwise noted.



No Load Power Consumption

V _{IN} (VAC/Hz)		85/60	115/60	230/50	265/50	
P _{IN} (mW)	5V/0A, 16V/0A	26.35	27.59	32.40	35.26	
	5V/6mA, 16V/0A	71.92	72.72	80.70	84. 83	

OPERATION

HFC0400 incorporates all the necessary features to build a reliable switch-mode power supply. It is a fixed-frequency current-mode controller with built-in slope compensation. At lig ht loads, th e controller freezes the p eak current and reduces its switchin g frequency down to 25kHz to minimize switching lo sses. Whe n the output power falls below a g iven level, the controller enters burst mode. It also has e xcellent EMI performance thanks to frequency jittering.

Its high level of integr ation requir es very few external components.




Figure 1: Functional Block Diagram

Fixed-Frequency with Jitter

Frequency jitter reduce s EMI b y dissipating th e energy. Figure 2 show s the circuit of frequen cy jittering.





Figure 2: Frequency Jitter Circuit A controlled current s ourced (fixed at 2.72 μ A when V _{FB}=2V) chargers the internal 14pF capacitor. Comparing t he capacitor voltage to the TIMER voltage estimates the switching frequency as per equation (1). V _{TIMER} is a triangular wave that ranges between 2. 8V and 3.2V with a charging/ discharging current of 10 μ A. Figure 3 shows shows the frequency jitter, τ_{jitter} , as per equation (2).

$$f_{s} = \frac{1}{14pF \cdot V_{\text{TIMER}}/2.72\mu\text{A} + 0.2\mu\text{s}}$$
(1)

$$\tau_{\overline{jitter}} = 2 \cdot \frac{C_{\text{TIMER}} \cdot (3.2\text{V} - 2.8\text{V})}{10 \mu \text{A}}$$
(2)





Frequency Foldback

The HFC0400 implements frequen cy foldback at light load condition to improve overall efficiency.

When the load de creases to a given le vel $(1.33V < V_{FB} < 2V)$, the controller freezes the peak current (as measured as the voltage on the CS pin, 0.67V) and reduces its switching frequency down to 25kHz which helps to reduce the switching loss. If the load continues to decrease, the peak current decreases at a 25kHz fixed frequency to avoid audible noise. Figure 4 shows the frequency vs.V_{FB} and peak current (V_{CS}) vs. V_{FB}.




Figure 4: Frequency and Peak Current (V_{CS}) vs V_{FB}

Current-Mode Operation with Slope Compensation

 V_{FB} controls the primary-peak curre nt. When th e peak current reaches the level determined by V_{FB} , DRV turns off. The controller can also be used in continuous conduction mode (CCM) with a wid e input voltage range because its internal synchronous slope compensation (30mV/µs) avoids sub-harmonic oscillations w hen the duty cycle exceeds 50%.

High Voltage Startup Current Source with Brown-Out Detection

Initially, the internal hig h-voltage current source drawn from the HV pin supplies th $e \ IC$. The I C turns off the current source as soon as V $_{CC}$ reaches 14. 5V and detects the voltage on HV. Once the HV voltage exceeds HV $_{ON}$ before V $_{CC}$ drops down to 11.5V, the controller sta rts switching. Otherwise the system treats th e condition a s a brown-out to to lock the driver

output, causing V_{CC} to drop down to 5.3V and the high-voltage current sou rce turns on to recharge V_{CC}. The a uxiliary tran sformer win ding supplies the IC after the controller starts switching. If V_{CC} falls below 8.0V, the switching pulse stops and the current source turns on ag ain. Figure 5 shows the typical V_{CC} under-vol tage locko ut waveform.




Figure 5: V_{cc} Under-Voltage Lockout The V_{CC} lower threshold UVLO drops from 8V t o 5.3V under fault conditions, such a s OLP, SCP, brown-out, OVP, and OTP.

Soft Start

The peak current (co ntrolled by the TIMER voltage) gradually increases from 0.25V to 1V, as does the switching frequency, to reduce the stress on power components and to smoothly establish the output voltage as the TIMER voltage increases from 1V to 1.75V during start - up. Figure 6 shows the typical soft-start twaveform. The TIMER capacitor determines the start-up duration as per equation (3).

$$\tau_{\overline{\text{Soft-start}}} \quad \frac{C_{\text{TIMER}} \cdot (1.75 \text{V} - 1 \text{V})}{10 / 4 \mu \text{A}} \tag{3}$$




Figure 6: Soft-Start

Burst Mode

The HFC0400 enters burst-mode operation to minimize p ower dissip ation at no load or light load. As the load decreases, V _{FB} decreases. The IC stops the switching cycle when V _{FB} drop s below the lower threshold, V _{BRUL}–0.32V. The output voltage starts to drop, which causes V_{FB} to increase again. Once V _{FB} exceeds V_{BRUH}–0.46V, switching r esumes. V _{FB} then rises and f alls repeatedly. Burst mode alternately enables an d disables MOSFET switching, thereby reducing no load or light load switching losses.

Timer-Based Over-Load Protection

In a flyback convert er, a fixed switchin g frequency results in a peak-current-limit ed maximum output power. When the outp ut demand exceeds the power limit, the output voltage drops below t he set value. Then th е current flowing through primary an d secondar y optocoupler falls and V_{FB} is pulled high. T he HFC0400 implements a timer-based OLP blo ck as per Figure 7.




Figure 7: Overload Protection Block

When FB exceeds 3.7V (considered an error), the timer starts to count the V $_Q$ rising edg e. Removing the error flag resets the timer. If t he timer reaches its completion (a count of 17), OLP triggers. Th is timer duration avoids triggerin g OLP during the power supply start-up or a load transition phase. Figure 8 shows OLP.




Figure 8: Overload Protection

Timer-Based Brown-Out Protection

The brown-out protection block is similar to the OLP block. When the HV voltage drops below HV_{OFF} (which is an error), the timer starts to count the V_Q rising edg es. Once the HV voltage exceeds HV_{OFF} , the timer resets. Wh en the timer has counted to 17, brown-out protection trigger s and the switching pulse stops.

Short-Circuit Protection (SCP)

The HFC0400 has short-circuit pr otection that senses the CS voltage and stops switching if V_{CS} reaches 1. 5V after a reduced leading-edg e blanking (L EB) time. As soon a s the fault disappears, the power supply resumes operation.

Thermal Shutdown (TSD)

To prevent from any lethal ther mal damag e, HFC0400 s huts down switching when the inner temperature exceeds 150° C. As soon as th e inner temperature drops below 125° C, the power supply resu mes operation. During TSD, the V _{CC} UVLO lower threshold drops from 8.0V to 5.3V.

V_{cc} Over-Voltage Protection (OVP)

The HFC0400 enters latched fault condition if V_{CC} goes above 25V for 25 μ s. The controller stays fully latche d until V $_{CC}$ drops below 2.5V, e .g. when the user power-cycles the main input.

TIMER Latch-Off for OVP and OTP

Pulling TIMER down below 1.0V for 12µs latche s the HFC0400 off for external OVP and OTP etc.

X-Cap Discharge Function

X-caps typi cally filters t he differential-mode EMI noise from a power supply's input. These components pose a p otential ha zard because they can store unsafe levels of high-voltage energy for long after the AC line is disconnected. Resistors in parallel t o the X -cap provide а discharge p ath to mee t safety standards, but constantly dissipate p ower while the AC is connected, and con tribute to no-load and standby input power consumption.




Figure 9: X-Cap Discharger

The HFC0 400's HV acts as a smart X-cap discharger. In the presence of an AC voltage, the internal h igh-voltage current source turns o ff to block HV current flow and the IC monitors the HV voltage. Upon removing the AC voltage, the IC turns on the high-volta ge current source after about 32 TIMER cycles to discharge the X-cap. The first discharge duration is 16 cycles, then the IC turns off the current source for 16 cycles t o detect the presence of the AC line. If the A С input remains disconne cted, the IC turns on the current sou rce for 48 cycles, th en off for 16 cycles repe atedly until the voltage on X -cap drops to V_{CC}. Upon detecting an AC input, the high-voltage current sou rce remains off until V cc drops to VCC_{PRO} (5.3V) before recharging V_{CC} to restart the system. Figure 9 shows t he discharge function waveforms.

This approach provides a discharg e path for t he X-cap, eliminating discharge resistors and reduce power loss.

Clamped Driver

The DRV voltage is safely clamped at 13.4V when V_{CC} exceeds 16V, allowing the use of any standard MOSFET.

Leading-Edge Blanking

An internal leading-ed ge blankin g (LEB) unit containing two LEB times is employed between the CS pin and the current comparator input to avoid premature switch ing pulse termination due to the parasitic capacitances. During the blanking time, the current comparator is disa bled and can not turn off the external MOSFET . Figure 10 shows the LEB waveform.




Figure 10: Leading-Edge Blanking

APPLICATION INFORMATION




Figure 11: Start-Up Circuit

Figure 11 shows the start-up circuit. The value s of R1 and C1 deter mine the system start-up delay time: a larger R1 or C1 increases the start-up delay. The V_{CC} duration (from V_{CC,OFF} to V_{CC,SS}) for brown-out detection should exceed half the input period, equation (4) provides an estimated value for the V_{CC} capacitor, where I _{CC(noswitch)} is the internal consumption (close t o I _{CClatch}), a nd τ_{input} is period of the eAC input. For most applications, chose a V_{CC} capacit or value that exceeds 10µF.

$$C_{VCC} > \frac{I_{CC(noswitch)} \cdot 0.5 \quad \tau_{input}}{VCC_{OFF} - VCC_{SS}}$$
(4)

Primary-Side Inductor Design (L_m)

With build-in slope compensation, HFC040 0 supports CCM when the duty cycle exceeds 50%. Set a ratio (K_P) of the primary ind uctor's ripple current amplitude vs. th e peak curr ent value to $0 < K_P \le 1$, where K_P=1 for DCM. Figure 12 shows the relevant waveforms. A larger in ductor lead s to a smaller K_P leads, which can reduce RMS current but increase transformer size. An optim al K_P value is between 0.6 and 0.8 for the universal input range and 0.8 t o 1 for a 230VAC input range.




Figure 12: Typical Primary-Current Waveform The input p ower (P_{in}) at the minimum input ca n be estimated as

$$\mathsf{P}_{\mathsf{in}} = \frac{\mathsf{V}_{\mathsf{O}} \cdot \mathsf{I}_{\mathsf{O}}}{\eta} \tag{5}$$

Where V_o is the output t voltage, I_o is the rate d output curr ent, η is t he estimat ed efficiency. Generally, η is between 0.75 and 0.85 depending on the input range and output application.

For CCM at minimum input, the converter dut y cycle is:

$$D = \frac{(V_{O} + V_{F}) N}{(V_{O} + V_{F}) N + V_{in(min)}}$$
(6)

Where:

V_F is the secondary diode's forward voltage,

N is the transformer turn ratio, and

 $V_{in(min)}$ is the minimum voltage on bulk capacitor. The MOSFET turn-on time is

$$\tau_{\rm on} = \mathbf{D} \cdot \tau_{\rm s} \tag{7}$$

Where τ_s is the frequency jitter's dominant switching period, $\frac{1}{\tau_s} = f_s = 65 \text{kHz}$.

The averag e, peak, ripple and valley values of the primary current are described as follows:

$$I_{av} = \frac{P_{in}}{V_{in(min)}}$$
(8)

$$I_{\text{peak}} = \frac{I_{\text{av}}}{(1 - \frac{K_{\text{P}}}{2}) D}$$
(9)


$$\mathbf{I}_{\mathsf{npple}}^{\mathsf{K}} = {}_{\mathsf{P}} \cdot {\mathbf{I}}_{\mathsf{peak}} \tag{10}$$

$$I(_{alley} = 1 - K_{P}) \cdot I_{peak}$$
(11)


The following equation estimates L_m as

$$L_{m} = \frac{V_{in(min)} \cdot \tau_{on}}{I_{ripples}}$$
(12)

Current-Sense Resistor



a) Peak-Current-Comparator Circuit



b) Typical Waveform

Figure 13: Peak-Current Comparator

Figure 13 shows the peak-curre nt-comparator logic and th e subseque nt waveform. When the sum of the sensing re sistor voltage and the slope compensator reaches V_{peak} , the comparator goes HIGH to reset the RS flip-flop, and the DR V pin is pulled down to tu rn off the MOSFET. The maximum current limit (V_{limit} , as measured by V_{CS}) is 0.95V. The slope compensator (V_{slope}) is ~25mV/µs. Given the margin, use 0.95×V limit as V_{peak} at full load. The voltage on se nsing resistor is then:

$$V_{sense}^{g} = 0.5\% V_{limit} - V_{slope} \cdot \tau_{on}$$
 (13)

So the value of the sense resistor is

$$R_{sense} = \frac{V_{sense}}{I_{peak}}$$
(14)

Select the current sense resist or with an appropriate power rating based on the power loss:

Low-Pass Filter on CS Pin




Figure 14: Low-Pass Filter on CS Pin

A small capacitor conn ected to the CS pin wit h R_{series} forms a low-pass filter f or noise filtering when the MOSFET turns on and off, as shown in Figure 14. The series resistance (R_{series}) should not exceed 1k Ω . The low-pass filter's R×C constant should not exceed 1/3 of the leadin g-edge blanking period for SCP (LEB2, 270ns), o r the filtered sensed voltage won't r each the S CP point (1.5V) to trigger SCP if an output shor t circuit occurs.

Jitter Period

Frequency jitter is an eff ective method to reduce EMI b y d issipating energy. The nth-order harmonic noise bandwidth is

 $B\eta_h = (2 \cdot \Delta f + f_{jitter})$, where Δf is the frequency jitter amplit ude. If B Tn exceeds the resolution n bandwidth (RBW) of the spectru manalyzer (200Hz for noise frequency less than 150 kHz, 9 kHz for noise frequency between 150kHz to 30MHz), the spectrum analyzer receives less noise energy.

The capacitor on the TI MER pin de termines the period of the frequency jitter. A 10μ A current source charges the cap acitor; when the TIMER voltage reaches 3.2V, another 10μ A curren t

source discharges the capacitor t o 2.8V. This charging and discharging cycle repeats.

Equation (2) describes the jitter period In theory , a smaller f_{jitter} is more effective at E MI reduction. However, the measurement bandwidth requires that f_{jitter} should be large compared to spectrum analyzer RBW for effective EMI reduction. Also, f_{jitter} should be less than the control-loop-gain crossover frequency to avoid disturbing the output voltage regulation. So for most applications, select f_{jitter} between 200Hz and 400Hz.

X-Cap Discharge Time

Figure 9 shows the X-cap discharger waveforms. The maximum discharge time occurs at a highline input and under no-load because the energ y on X-cap dissipates but won't transfer to the bulk capacitor.

The maximum discharge delay time is

$$\tau_{\overline{delay}} = 32 \cdot \tau_{jitter}$$
 (16)

When the high-voltage current source turns on, a constant su pply current (I $_{HV}$, 1.6mA t ypically) flows into HV. The current-source discharge time for the X-cap to drop to 37% of peak voltage can be estimated by:

$$\tau_{\overline{discharge}} \quad \frac{C_{\chi} \cdot 63\% \cdot \sqrt{2} \cdot V_{ac(max)}}{I_{HV}} \quad (17)$$

Where C_X is the X-cap capacitance, $V_{\text{ac}(\text{max})}$ is the maximum AC-input RMS value.

The first d ischarging period is $16 \times \tau_{jitter}$, wit h subsequent period equal to $48 \times \tau_{jitter}$. The sections times approximately eequals:

$$n = \frac{\tau_{\overline{discharge}}}{48 \cdot \tau_{iitter}} \quad 1 \tag{18}$$

Rounding n determins the number of detectin g sections, as every s ection is $16 \times \tau_{jitter}$, th e detecting time is shown as follow:

$$T_{detect} = 0 \quad \tau_{jitter} \cdot n$$
 (19)

As a result, the total discharge time is then.

$$\tau_{\overline{total}}$$
 $\tau_{delay} + \tau_{discharge} + \tau_{detect}$ (20)


The total discharge time is relative to τ_{jitter} . For example, if C_{TIMER} is 47nF and τ_{jitter} =3.7ms, the X-cap discharge margin is 1s due to X-cap value deviations (around ±10% typically), select an X-cap less than 3.3µF.

Though the X-cap has been discharged, it may still reta in a high-voltage on the b ulk capa citor. For safety, make sure it is release d before th e debugging the board.

PCB Layout Guide


PCB la yout is important to achieve reliable operation, good EMI performance, and go od thermal performance. Follow these guidelines to optimize performance.

- 1) Minimize the power stage switching stage loop area. T his includes the input lo op (C1 -T1 - Q1 - R12/R13 - C1), the auxiliary winding loop (T1 - D4 - R4 - C3 - T1), and the output loop (T1 - D6 - C10 - T1 and T1 -D7 - C14 - T1).
- 2) The input loop GND and control circuit should be separate and only connect at C1.
- 3) Connecting the Q1 heatsink to the primary GND plane improves EMI.
- Place the control cir cuit capacitors (such as those for FB, CS and VCC pins) close to IC to decouple noise.



ᆜᅳ

a) Top



b) Bottom Figure 15: PCB Layout

Design Example

Below is a design example of HFC0400 for dualoutput applications.

	oligii opee.
V _{IN}	85 to 265VAC
V _{OUT1}	5V
I _{OUT1}	3A
V _{OUT2}	16V
I _{OUT2}	1.5A

Table 1—Design Spec.





Figure 16: Example of a Typical Application




-1-

Note: O Winding start

Teflon tube

a) Connection Diagram



Bobbin

b) Winding Diagram


Figure 17: Transformer Structure

Table 2—Winding Order

Tape (T)	Winding	Margin Wall PRI side	Terminal Start—>End	Margin Wall SEC side	Wire Size (φ)	Turns(T)
1	N1 2mr	n	3—>2	2mm	0.27mm*2	28
1	N6 2mr	n	1—>NC	2mm	0.3mm*1	20
3	N4 2m	m	7,8—>9,10	2mm	0.33mm*12	3
1	N3 2mr	n	11,12—>7,8	2mm	0.33mm*5	6
1 N2		2mm	5—>6	2mm	0.27mm*1	9
2 N5		2mm	2—>1	2mm	0.27mm*2	29




FLOW CHART



UVLO, brown-out, OTP & OLP is auto restart, OVP on VCC and Latch-off on TIMER are latch mode

Release from the latch condition, need to unplug from the main input.

Figure 18: Control Flow Chart




EVOLUTION OF THE SIGNALS IN PRESENCE OF FAULTS

Figure 19: Signal Evolution in the Presence of Faults



PACKAGE INFORMATION

SOIC8-7A



NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.